PROPRIETARY NOTICE

Copyright © Shanghai StarFive Technology Co., Ltd., 2018-2022. All rights reserved.

Information in this document is provided "as is," with all faults. Contents may be periodically updated or revised due to the product development. Shanghai StarFive Technology Co., Ltd. (hereinafter “StarFive”) reserves the right to make changes without further notice to any products herein.

StarFive expressly disclaims all warranties, representations, and conditions of any kind, whether express or implied, including, but not limited to, the implied warranties or conditions of merchantability, fitness for a particular purpose and non-infringement.

StarFive does not assume any liability rising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation indirect, incidental, special, exemplary, or consequential damages.

All material appearing in this document is protected by copyright and is the property of StarFive. You may use this document or any part of the document for internal or educational purposes only, provided you do not modify, edit or take out of context the information in this document in any manner. Information contained in this document may be used, at your sole risk, for any purposes. StarFive authorizes you to copy this document, provided that you retain all copyright and other proprietary notices contained in the original materials on any copies of the materials and that you comply strictly with these terms. This copyright permission does not constitute an endorsement of the products or services.

Shanghai StarFive Technology Co., Ltd

Address: Room 502, Building 2, No. 61 Shengxia Rd., China (Shanghai) Pilot Free Trade Zone, Shanghai, 201203, China

Website: www.starfivetech.com

e-Mail: sales@starfivetech.com (sales)

support@starfivetech.com (support)
About This Manual

Introduction
This document mainly describes the boot flow, the boot sources available for the JH7100 SoC and the Bare-metal boot examples. In order to run the examples presented in this guide, the following are required:

• Ubuntu 18.04
• VisionFive development board

Revision History

<table>
<thead>
<tr>
<th>Version</th>
<th>Released</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1</td>
<td>2021-09-30</td>
<td>First release for VisionFive.</td>
</tr>
</tbody>
</table>
# Tables of Content

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>About This Manual</td>
<td>ii</td>
</tr>
<tr>
<td>1 Boot Sources</td>
<td>1</td>
</tr>
<tr>
<td>2 Boot Flow</td>
<td>3</td>
</tr>
<tr>
<td>2.2 BootROM</td>
<td>3</td>
</tr>
<tr>
<td>2.3 BootLoader</td>
<td>4</td>
</tr>
<tr>
<td>2.4 OpenSBI</td>
<td>4</td>
</tr>
<tr>
<td>2.5 U-Boot</td>
<td>5</td>
</tr>
</tbody>
</table>
# 1 Boot Sources

The GPIO is used to select the boot vector and BootLoader source and offer multiple methods to obtain the BootLoader image.

The JH7100 SoC can boot from one of the sources listed in the following table, as selected by the PAD_GPIO [62:60] values.

## Table 1-1 PAD_GPIO Values for Boot Source Selection

<table>
<thead>
<tr>
<th>Processor</th>
<th>SCFG_boot_mode</th>
<th>PAD_GPIO [63]</th>
<th>Boot Vector</th>
<th>PAD_GPIO [62:60]</th>
</tr>
</thead>
<tbody>
<tr>
<td>U74</td>
<td>0x1</td>
<td>-</td>
<td>SCFG_u74_re-set_vector</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>0x0 (default)</td>
<td>0x0</td>
<td>0x00_2000_0000, XIP Flash</td>
<td>0x0: 1-bit quad SPI NOR flash memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0x1</td>
<td>0x00_1840_0000, on-chip BootROM (32KB)</td>
<td>0x1: 4-bit quad SPI NOR flash memory</td>
</tr>
</tbody>
</table>

### Notes:

- The boot mode and boot source selection (PAD_GPIO [63]) can be read through syscon status registers.
- Use the GPIO pad to select the vector and loader source by default.
- PAD_GPIO [63] and PAD_GPIO [62:60] can be configured to 1 or 0 via pull-up/pull-down resistor, button or jumper according to board hardware design.
Figure 1-2 Hardware Boot Sequence
2 Boot Flow

The boot process starts when the processor is released from reset, and jumps to the reset vector address (0x1840,0000 by default), located in the BootROM address space.

The boot flow is a multi-stage process. Each stage is responsible for loading the next stage. The typical boot flow is illustrated in the following figure:

![Typical Boot Flow Diagram](image)

**Figure 2-1 Typical Boot Flow**

2.2 BootROM

The BootROM is located in on-chip ROM, and the storage address is 0x1840,0000, which cannot be dynamically updated. After power-on, each HART jumps to 0x1800,0000 (located in RAM) by default and starts to execute BootROM.

The main function of the BootROM is to select the boot source and execute it. According to different hardware jumpers on the chip, only UART and QSPI sources are supported currently.
Table 2-1 Boot Source Description

<table>
<thead>
<tr>
<th>Source</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>UART</td>
<td>Enter a simple command line. Load a limited size binary into the on-chip RAM and execute it. This mode is mainly used for firmware update.</td>
</tr>
<tr>
<td>QSPI</td>
<td>Automatically load the 32K Bootloader to 0x1800,0000 (located in RAM) from address 0 of NOR Flash and jump to it.</td>
</tr>
</tbody>
</table>

**Limitation:**
The file loaded from NOR Flash cannot exceed 32KB.

### 2.3 BootLoader

The BootROM limits the size of data read from NOR Flash. The BootLoader reads DDRInit from 0x10000 in NOR Flash to 0x1808,0000 (located in RAM), and then jump to it for execution.

The DDRInit will initialize the DDR, then read fw_payload.bin (OpenSBI+Uboot, the file header contains file size information) from 0x40000 in NOR Flash to 0x8000,0000 (located in DDR), and then jump to it to execute the OpenSBI.

The normal output information is illustrated in the following figure.

![Figure 2-2 BootLoader Output Example](image)

### 2.4 OpenSBI

The binary of OpenSBI is packaged with the binary compiled by U-Boot in the way of payload to generate the final fw_payload.bin. The main functions of OpenSBI are:

- **Provide basic system calls for Linux**
- **Switch the mode from M mode to S mode**
- **Jump to 0x8002,0000 (located in DDR) to execute U-Boot.**

The normal output information is illustrated in the following figure.
2.5 U-Boot

U-Boot runs at 0x8002,0000 and works in S mode. It contains basic file system and commonly used peripheral drivers (such as GMAC, UART, QSPI, USB, SDIO etc.). U-Boot can load the kernel image through ETH, UART, QSPI, SDIO or USB.

The following example describes how to load Linux 5.10 kernel image from SDIO.

Notes:
- The example assumes the installation of Ubuntu 18.04.
- Press Enter to confirm the operation or for the next command.

Step 1  SD card partition.
Use the fdisk command to partition the SD card.

Repeat command "d" to delete all original partitions.

Use command "n" to create the first partition with a size of 256M.

Use command "n" to create a second partition, the size of which is the remaining space of the SD card.

Use command "w" to write the partition information into the partition table.

---

**Figure 2-4 SD Card Partition Command Explanation**

**Step 2** Format the partition.

Format the first partition as ext2

Format the second partition as ext2

---

**Figure 2-5 Format the Partition**

**Step 3** Generate image.fit from Freelight U SDK, please refer to the detailed guidelines in the link [https://github.com/starfive-tech/free-light-u-sdk](https://github.com/starfive-tech/free-light-u-sdk).

**Step 4** Copy the boot file.

Mount the first partition to `/home/mnt/`

Copy the files needed for kernel startup

---

**Figure 2-6 Copying the Boot File**

**Step 5** Load the kernel (Linux 5.10 as an example).

**Notes:**

The addresses 0x80200000, 0x86100000 and 0x86000000 have been specified when compiling and generating image.fit and cannot be modified.
0x86100000 is the starting address of ramdisk in DDR.

Load the file list of the first partition of the SD card.

Load the kernel to the corresponding address in DDR.

Analyze fdt and ramdisk from image.fit and move them to the corresponding address in DDR.

Figure 2-7 Loading the Kernel