Reset

pad_rstn is an asynchronous active low reset that can be connected to an external reset device output. There is not internal de-bounce logic.

rst_pll, rstn_clkgen, and rstn_sys are generated by internal synchronous resets for respective clock domains.

Figure 1. Reset Timing